

PAT-NO: JP411015658A  
DOCUMENT-IDENTIFIER: JP 11015658 A  
TITLE: DATA PROCESSOR  
PUBN-DATE: January 22, 1999

INVENTOR-INFORMATION:

NAME  
MORIKAWA, TORU  
HIGAKI, NOBUO  
OZAKI, SHINJI  
KANEKO, KEISUKE  
OGURA, SATOSHI  
SUZUKI, MASATO

ASSIGNEE-INFORMATION:

NAME	COUNTRY
MATSUSHITA ELECTRIC IND CO LTD	N/A

APPL-NO: JP09171400  
APPL-DATE: June 27, 1997

INT-CL (IPC): G06F009/38

ABSTRACT:

PROBLEM TO BE SOLVED: To provide a data processor in which an interlock period can be shortened and performance can be improved by changing the number of pipeline stages with the change of an operation clock frequency and switching a forwarding path.

SOLUTION: An instruction fetch circuit 31 and an instruction decoding circuit 32 process data at one cycle time. In a data cache 4, access time

changes by the change of the operation clock frequency .  
In that case, a  
selector 340 selects load data of one cycle time in the  
data cache 4 and  
executes a next processing when a high speed pitch flag 35  
is cleared. When it  
is set, the selector 340 selects load data for the two  
cycle time of the data  
cache 4 and executes the next processing. The optimum  
bypass of data can be  
selected with the speed change of a clock.

COPYRIGHT: (C)1999,JPO